Lesson Plan: Digital Electronics
Subject Code:
ETEE – 206 Credits: 4
S.No.
|
TOPICS TO BE COVERED
1st term
|
No. of Lectures
|
1
|
Analog & digital signals, AND ,OR, NOT ,NAND, NOR, XNOR & X-OR gates
|
1
|
2
|
Boolean Algebra
|
1
|
3
|
Standard representation of logic function
|
1
|
4
|
K. Map simplification of logic functions don’t care conditions, X-OR,
X-NOR sirnplification, introduction to Q-M.
|
4
|
5
|
Combinational circuit, multiplexers, demux, decoders, encoders.
|
2
|
6
|
Adder Subtractors
|
1
|
7
|
Code converter, binary codes
|
1
|
8
|
Comparator, Decoder / driver for display devices.
|
1
|
9
|
Logic implementation using ROM, PAL and PLA
|
2
|
2nd term
|
14 Hrs
|
|
10
|
Flip-flop, S-R, J-K, D, T FF’s excitation tables, race Around
conditions conversion of FF
|
4
|
11
|
Sequential circuit shift registers
|
1
|
12
|
Asynchronous counter
|
1
|
13
|
Synchronous counter
|
2
|
14
|
Cascade counters and sequence detector
|
2
|
15
|
ADC and DAC, R-2R, Weighted R, Linear, Ramp, Dual slope, Successive,
Approximation, Nyquist sampling
|
5
|
16
|
555 timer and application as mono stable & Astable
|
2
|
3rd term
|
17 Hrs.
|
|
17
|
TTL, RTL, DTL, ECL, CMOS logic families, interfacing of TTL & CMOS
|
3
|
18
|
Semiconductor memories, memory organization and operation
classification & characteristics of memories RAM, ROM and content
Addressable memories
|
3
|
Source Internet
Like us on facebook : http://www.facebook.com/GuruGobindSinghIndraprasthaUniversityggsipuDelhi
For Updates Please revisit again or Bookmark us (ctrl+D)
No comments:
Post a Comment